IN THE CLAIMS

Please amend claims 1 and 2-13 to the following. Please also note that claims 14-20 are newly added and claim 2 is cancelled.

1 1. (Currently Amended) A system for maintaining cache coherency in a CMP 2 comprising: 3 an integrated circuit including one or more processor cores, wherein the one or more processor cores each include a private cache; an on-chip shared cache; and 7 a ring, wherein the ring to connect the one or more processor cores and the 8 shared cache. 1 2. (Cancelled) The system of claim 1 wherein the one or more processor cores 2 each include a private cache. 3. 1 (Original) The system of claim 1 wherein shared cache includes one or more 2 banks. 1 4. (Original) The system of claim 3 wherein the one or more cache banks is 2 responsible for a subset of a physical address space of the system.

Attorney Docket #42P17893

write-thru.

1

2

5.

(Original) The system of claim 1 wherein the one or more processor cores are

BLANK PAGE

- 1 6. (Original) The system of claim 5 wherein the one or more processor cores writes
- 2 data through to the shared cache.
- 1 7. (Original) The system of claim 1 wherein the one or more processor cores
- 2 includes a merge buffer.
- 1 8. (Original) The system of claim 7 wherein data is stored in the merge buffer.
- 1 9. (Original) The system of claim 8 wherein the merger buffer purges data to the
- 2 shared cache.
- 1 10. (Original) The system of claim 1 wherein the one or more processor cores
- 2 accesses data from the shared cache.
- 1 11. (Original) The system of claim 8 wherein the merger buffer coalesces multiple
- 2 stores to a same block.
- 1 12. (Original) The system of claim 1 wherein the ring is a synchronous, unbuffered
- 2 bidirectional ring interconnect.
- 1 13. (Original) The system of claim 12 wherein a message has a fixed deterministic
- 2 latency around the ring interconnect.

•	17.	(New) An apparatus comprising.
2		an integrated circuit including: a plurality of cores and a shared memory
3		connected in a ring, wherein each of the plurality of cores includes a
4		private cache memory, and wherein the shared memory is accessible by
5		each of the plurality of cores.
1	15.	(New) The apparatus of claim 14, wherein the plurality of cores and the shared
2		memory are connected in a ring with a synchronous unbuffered bi-directional ring
3		interconnect.
1	16.	(New) The apparatus of claim 14, wherein the shared memory is a shared cache
2		including a plurality of blocks, and wherein the shared cache is capable of holding
3		each of the plurality of blocks in a cache coherency state.
1	17.	(New) The apparatus of claim 16, wherein the cache coherency state for each of
2		the plurality of blocks is selected from a group consisting of (1) a not present
3		state, (2) a present and owned by a core of the plurality of cores state, (3) a
4		present, not owned, and custodian is a core of the plurality of cores state, and (4) a
5		present, not owned, and no custodian state.

T	10.	(New) An system comprising:
2		a processor chip including: a plurality of cores and a shared memory coupled
3		together with a bi-directional ring interconnect, wherein each of the
4		plurality of cores is associated with a private cache memory, and wherein
5		the shared memory is accessible by each of the plurality of cores; and
6		a system memory associated with the processor die to hold elements to be stored
7		by the shared memory.
1	19.	(New) The apparatus of claim 18, wherein the shared memory is a shared cache
2		including a plurality of blocks, and wherein the shared cache is capable of holding
3		each of the plurality of blocks in a cache coherency state.
1	20.	(New) The apparatus of claim 19, wherein the cache coherency state for each of
2	-	the plurality of blocks is selected from a group consisting of (1) a not present
3		state, (2) a present and owned by a core of the plurality of cores state, (3) a
4		present, not owned, and custodian is a core of the plurality of cores state, and (4) a
5		present, not owned, and no custodian state.